

05/04/99  
JC558 U.S. PTO

PATENT APPLICATION  
Attorney's Do. No. 5484-48

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

JC490 U.S. PTO  
09/305240  
05/04/99

EXPRESS MAIL      MAILING LABEL NO. EL 089101263 US  
DATE OF DEPOSIT: MAY 4, 1999  
I HEREBY CERTIFY THAT THIS PAPER AND ENCLOSURES AND/OR FEE ARE BEING DEPOSITED  
WITH THE UNITED STATES POSTAL SERVICE "EXPRESS MAIL POST OFFICE TO ADDRESSEE"  
SERVICE UNDER 37 CFR 1.10 ON THE DATE INDICATED ABOVE AND IS ADDRESSED TO: BOX  
PATENT APPLICATION, ASSISTANT COMMISSIONER FOR PATENTS, WASHINGTON D.C. 20231.

JOANNA MOSSER  
(SENDER'S PRINTED NAME)

  
(SIGNATURE)

Box Patent Application  
Assistant Commissioner for Patents  
Washington, D.C. 20231

Enclosed for filing is a patent application under 37 CFR 1.53(b) of:

Inventor: **Byung-Sup SHIM et al.**

For: **OPEN DRAIN INPUT/OUTPUT STRUCTURE AND MANUFACTURING METHOD THEREOF  
IN SEMICONDUCTOR DEVICE**

Enclosures:

- ☒ Specification (pages 1-8); claims (pages 9-10); abstract (page 11)
- ☒ 7 sheet(s) of formal drawings
- ☒ Executed Combined Declaration and Power of Attorney
- ☒ Korean Priority Document #98-15975, filed May 4, 1998
- ☒ Any deficiency or overpayment should be charged or credited to deposit account number 13-1703

CLAIMS AS FILED				
For	Number Filed	Number Extra	Rate	Basic Fee \$760
Total Claims	-20		x \$ 18 =	
Independent Claims	-3		x \$ 76 =	
TOTAL FILING FEE				\$760

Customer No. 20575

Respectfully submitted,

MARGER JOHNSON & McCOLLOM P.C.



Alan T. McCollom  
Reg. No. 28,881

MARGER JOHNSON & McCOLLOM P.C.  
1030 S.W. Morrison Street Portland OR 97205      (503) 222-3613

# OPEN DRAIN INPUT/OUTPUT STRUCTURE AND MANUFACTURING METHOD THEREOF IN SEMICONDUCTOR DEVICE

## BACKGROUND OF THE INVENTION

### 1. Field of the Invention

The present invention relates to a semiconductor device and manufacturing method thereof, and more particularly to an open drain input/output structure and manufacturing method.

### 2. Description of the Prior Art

In general, when an input/output (I/O) of a MASKROM embedded MCU is implemented, it is necessary to establish a single layout for an open drain option and for a pull-up option. Accordingly, when devices in the MASKROM embedded MCU are manufactured, two I/Os (open drain I/O and pull-up I/O) are typically implemented as transistors, and more particularly as follows.

A pull-up I/O is first formed in such a manner that a contrary type of impurity to a substrate is ion-implanted into the channel region so that a gate is formed. Thereafter an open drain I/O is formed by starting with what would be a depletion transistor, and converting it into an enhancement transistor by further ion-implanting an impurity of the same type as the substrate into only a specific region. The specific region is the channel region of a cell which would be used as an open drain option during after gate programming (AGP) process.

The selective change of the depletion transistor into the enhancement transistor is for cutting off the depletion transistor for a pull-up resistance by the impurity ion implantation process (because a current flow occurs through the pull-up resistance, thereby causing an external component not to be controlled, when the both terminals of the pull-up resistance of the pull-up resistance type I/O are applied with an electric voltage source of a chip and an external high voltage). Here, the open drain I/O controls components by using an external high voltage.

That is, the depletion transistor is used as the pull-up resistance on the condition that the depletion transistor is changed into the enhancement transistor by the impurity ion implantation process for a channel region after being patterned a gate when the depletion transistor is intended to use as the open drain I/O.

FIG. 1 shows a circuit corresponding to a conventional open drain I/O structure. Reference numeral C represents a cutting-off node of the open drain circuit, D an open drain I/O input terminal, E an external component and Vdd an internal voltage terminal.

Two transistors A, B are respectively connected to a second and first internal logic circuits 10b and 10a. Transistor A is a n-channel open drain transistor. Transistor B is a pull-up or enhancement transistor, which has been so made by changing an n-channel depletion transistor by ion implanting impurities, after the gate is formed. The two transistors are connected in series each other through cutoff node C, which in turn is connected to an input/output pad 20. The pad 20 is connected with an external analog IC for applying an external high voltage unlike MOS-type LSI.

Pull-up transistor B is connected between a Vdd terminal and a pad 20 by the source and the drain. Because it should be maintained in the cut-off state, the first internal logic circuit 10a should be established to output a low level signal. When the second internal logic circuit 10b keeps a high level, an external signal is applied through the pad 20, and then a current flows through the open drain transistor A, so as to operate the external component.

FIG. 2 shows a conventional structure of a n-channel open drain transistor A. A gate insulating layer 34 is formed on an active region of a p-type semiconductor substrate 30 which is formed with a field oxide film 32.

A gate 26 is formed on a predetermined portion of the gate insulating layer 34. The gate is preferably formed with a layer of a W-silicide 26b accumulated on a polysilicon layer 26a.

An insulative spacer 28 is formed on each side wall of the gate 26. N-type source and drain regions 42a and 42b are formed in substrate 30, provided with LDD (lightly doped drain) regions 40. A channel region is defined between them.

Referring to FIG.s 3 and 4, an enhancement transistor B is shown. It has a very similar structure to transistor A of FIG. 2, except for the following. The gate is numbered 36, is comprised of respective layers 36a, 36b, and its line width is W2. Spacers 38 are formed around it.

Further, at the channel region under gate 36, a n-type impurity implantation region 44 is formed. It is over a region that is adjacent to or even overlaps both the source and drain, and thus forms a continuous path of a n-type impurity between them.

Additionally, a p-type impurity implantation region 46 is further formed at a middle section of region 44. The p-type impurity implantation region serves as the pull-up resistance

after the gate is formed. This ensures that a constant off state is kept, except when the gate is provided with a high level signal.

The conventional method for forming the open drain I/O has the following drawbacks: First, in transistor B, the additional impurity ion implantation process must be performed one more time for forming the p-type impurity implantation region 46, after the gate is formed. This causes not only the process to be complicated, but also cost to be increased.

Second, when a system maker intends to achieve a EPROM embedded MCU by using a non-volatile memory (for example EPROM for the purpose of developing a program and for applying to the market), there is no problem to achieve the open drain I/O by the process and the layout different from a conventional mask ROM embedded MCU. However, there is a problem for the open drain I/O to achieve by using the same layout as the conventional layout. That is, since an AGP (after gate programming) coding is not used for the EPROM embedded MCU, it is not necessary the impurity ion implantation process after the gate is formed. Therefore, it is not possible to achieve selectively between the I/O for the pull-up resistance of the EPROM embedded MCU and the open drain I/O. That is, it is possible for the mask ROM embedded MCU to achieve the open drain I/O and the I/O for pull-up resistance, but it is possible for the EPROM embedded MCU to achieve only the I/O for pull-up resistance.

Therefore, it is required for the open drain I/O having the same layout to apply in the mask ROM embedded MCU and the EPROM embedded MCU.

## SUMMARY OF THE INVENTION

The present invention overcomes these problems of the prior art. The invention provides an improved pull-up transistor that is to be used in place of the enhancement transistor B of the prior art. The transistor includes a source and a drain that can be connected to a Vdd terminal and to an I/O pad. In the channel of the transistor there is an impurity implantation region that does not reach both the source and the drain. In other words, it presents a discontinuity, which serves as a p-type channel. This avoids the need of the prior art for the additional p-type ion-implantation process, after forming the gate.

According to the first embodiment, the impurity reaches the source, but not the drain. In the second embodiment, the impurity reaches the drain, but not the source. In the third embodiment the impurity reaches neither the source nor the drain, thus presenting at least two

discontinuities. The invention can be implemented with a mask ROM embedded MCU, an EPROM embedded MCU.

Another object of the present invention is to provide an open drain input/output transistor manufacturing method, which enables to effectively achieve an open drain structure of the input/output.

The invention also provides a method of manufacture of the device. A gate insulating layer is formed in an active region on a p-type semiconductor substrate; then an impurity implantation region is formed at a predetermined first sector within the substrate by ion-implanting a n-type impurity. Then a gate is formed on the gate insulating layer over at least a portion of the first sector and over a region adjacent to the first sector. Source and drain regions are then formed within the substrate at opposite sides of the gate, by ion-implanting an impurity of the second conductive type. The first sector having been predetermined such that it does not reach both the source region and the drain region.

As a result, using the open drain I/O of the invention enables implementing a MASKROM embedded MCU, I/O for pull-up resistance of EPROM embedded MCU, and open drain I/O with a single lay out structure, which makes it compatible for manufacture with MCU, and more economical.

### BRIEF DESCRIPTION OF THE DRAWINGS

The above object, and other features and advantages of the present invention will become apparent after a reading of the following detailed description when taken in conjunction with the drawings, in which:

FIG. 1 is a schematic circuit diagram illustrating an open drain input/output stage structure of a conventional semiconductor device;

FIG. 2 is a sectional view of open drain transistor A in FIG. 1;

FIG. 3 is a sectional view of pull-up transistor B in FIG. 1;

FIG. 4 is a plan view illustrating the layout structure after the gate is formed in the transistor of FIG. 3;

FIGS. 5a to FIG. 5c are views illustrating an input/output stage structure of a semiconductor device made according to the first embodiment of the present invention, and more specifically:

FIG. 5a is a sectional view illustrating the enhancement transistor structure of the open drain input/output stage,

FIG. 5b is a plan view illustrating the layout structure after the gate is formed, and

FIG. 5c is an equivalent circuit of FIG. 5a;

FIG. 6a to FIG. 6c are views illustrating an input/output stage structure of a semiconductor device made according to the second embodiment of the present invention, and more specifically:

FIG. 6a is a sectional view illustrating the enhancement transistor structure of the open drain input/output stage,

FIG. 6b is a plan view illustrating the layout structure after the gate is formed, and

FIG. 6c is an equivalent circuit of FIG. 6a;

FIG. 7a to FIG. 7c are views illustrating an input/output stage structure of a semiconductor device made according to the third embodiment of the present invention, and more specifically:

FIG. 7a is a sectional view illustrating the enhancement transistor structure of the open drain input/output stage,

FIG. 7b is a plan view illustrating the layout structure after the gate is formed, and

FIG. 7c is an equivalent circuit of FIG. 7a.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

As has been mentioned, the present invention is directed to an improved pull-up transistor that is to be used in place of the enhancement transistor B of FIG. 1 of the prior art. The transistor includes a source and a drain that can be connected to a Vdd terminal and to an I/O pad. In the channel of the transistor there is an impurity implantation region that does not reach both the source and the drain.

In the following description, the line width F of the active region becomes important, along with the line widths of the impurity implantation region and of the gate. But for the special impurity implantation region, the transistor would be a n-channel open drain transistor, whose separate description is thus omitted.

### Embodiment 1

The first embodiment H1 is now described with reference to FIG.s 5a, 5b and 5c. As shown in FIG. 5a, a gate insulating layer 34 with a field oxide layer 32 is formed at an active region of a p-type semiconductor substrate 30. N-type source and drain regions 42a and 42b are formed, defining between them a channel region. They are optionally provided with LDD regions 40.

A n-type impurity implantation region 54 is formed at a first sector of the channel region. While it is coupled to source region 42a, but maintains a predetermined distance -o- from drain region 42b, which is different than in the prior art.

A gate 56 is formed on the gate insulating layer 34. What is further different is that gate 56 is formed on a predetermined portion of the gate insulating layer. Specifically, W3 indicates the line width of gate 56, and F indicates the line width of the active region. The gate is formed over a first portion of the first sector and over a portion of the area adjacent the first sector.

The gate is formed by accumulating a polysilicon layer 56a and a W-silicide (W-silicide/ polysilicon) layer 56b. Other embodiments are possible, such as a one step polysilicon layer. Then both side walls are formed with an insulating spacer 58.

The enhancement transistor H1 having the above-structure is manufactured through the following four steps.

As a first step, the gate insulating layer 34 is formed at the active region on the p-type semiconductor substrate 30, which is formed with the field oxide layer 32. Then an n-type impurity is selectively implanted on a selected portion of the gate insulating layer 34. Accordingly, an n-type impurity implantation region 54 is formed at the portions in the substrate 30, which are collectively known as the first sector of the substrate.

As a second step, the gate 56 is formed on the gate insulating layer 34. The gate is over a first portion of the first sector, i.e. over at least some of the impurity implantation region 54. The gate is also over a second portion of the surface of the substrate 30 that is adjacent region 54. The gate can be manufactured by depositing a conductive layer and then selectively etching it to conform to the desired shape.

Because the n-type impurity implantation region 54 should be formed only at the certain portions of the channel region in order to achieve the open drain structure without the p-type impurity ion implantation process for opening the channel, the gate 56 should be formed to have a little longer length W3 than the conventional length W2 of FIG. 2. This is best seen with reference to FIG. 5b.

As a third step, the n-type impurity in low concentration is ion-implanted to the substrate 30 through the gate 56, as a mask so as to form LDD regions 40 in the substrate 30 at both sides of the gate.

As a fourth step, insulating spacers 58 are formed at both side walls of the gate 56. Then the n-type impurity in high concentration is ion-implanted to the substrate 30, using the

gate and the spacer 38 as a mask, so as to form the source/drain regions 42a and 42b in the substrate 30.

FIG. 5c illustrates the operation of transistor H1. Transistor H1 operates as a depletion transistor HD in the first sector, which is where the n-channel region includes the n-type impurity implantation region 54. However, it operates as an enhancement transistor HE at the region adjacent the first sector, i.e. the p-channel region (portion "O" in drawing) where the channel lacks the impurity implantation region 54. Accordingly, the enhancement transistor can be cut-off only when a voltage Vdd is applied to the source region, and a low level signal is applied to the gate.

## Embodiment 2

The second embodiment H2 is now described with reference to FIG. 6a, 6b and 6c. It is the same as the first embodiment, except that the first sector reaches the drain region instead of the source region. In other words, a n-type impurity implantation region 64 is formed contiguously to, or overlapping with the drain region, but maintains a predetermined distance -o- from a source region.

FIG. 6c shows an equivalent circuit for transistor H2 of FIG. 6a. Transistor H2 operates similarly to transistor H1 of FIG. 5c.

## Embodiment 3

The third embodiment H3 is now described with reference to FIG. 7a, 7b and 7c. It is the same as the first two embodiments, except that the first sector does not reach either one of the source and drain regions. More specifically, a n-type impurity implantation region 74 is formed at predetermined distances from source/drain regions 42a, 42b. Preferably the predetermined distances are equal.

The enhancement transistor having the above-structure is manufactured through substantially the same steps, taking care that the n-type impurity implantation region 74 is formed at portions of the substrate that do not overlap or even contact the source and drain. Further, the gate 56 is formed on the gate insulating layer 34 so as to be over a first portion of the first sector and over a second portion of the surface of the substrate 30 adjacent the first sector. Preferably the first portion is in a predetermined ratio with the second portion.

FIG. 7c shows an equivalent circuit for the transistor in FIG. 7a. P-channels (parts "o" in the drawing) are formed at both sides of the n-channel region, adjacent to the impurity implantation region 44. Transistor H3 having the above structure operates at the p-channel



regions as enhancement transistors HE, HE', and operates at the n-channel regions as depletion transistor HD. Therefore, transistors HE, HE' can be cut off only when a low level signal is applied to the gate, with the voltage Vdd being applied to the source region.

A person skilled in the art will be able to practice the present invention in view of the present description, where numerous details have been set forth in order to provide a more thorough understanding of the invention. In other instances, well-known features have not been described in detail in order not to obscure unnecessarily the invention.

Having illustrated and described the principles of the invention in its preferred embodiments, it should be readily apparent to those skilled in the art that the invention can be modified in arrangement and detail without departing from such principles. For example, the conductivity types (p-type and n-type, also collectively known as conductive types) can be interchanged. All modifications coming within the spirit and scope of the accompanying claims are claimed as follows.

## WHAT IS CLAIMED IS:

1. A method of manufacturing a pull-up transistor for use with a Vdd terminal and an I/O pad of a semiconductor device comprising:

5 forming a gate insulating layer in an active region on a first conductive-type semiconductor substrate;

forming an impurity implantation region at a predetermined first sector within the substrate by ion-implanting an impurity of a second conductive-type;

10 forming a gate on the gate insulating layer over at least a portion of the first sector and over a region adjacent to the first sector;

forming source and drain regions within the substrate at opposite sides of the gate by ion-implanting an impurity of the second conductive type, the first sector having been predetermined such that the impurity implantation region does not reach both the source region and the drain region;

15 coupling one of the source region and the drain region to the I/O pad; and

coupling the other one of the source region and the drain region to the Vdd terminal.

2. The method of claim 1, wherein the gate is formed by depositing a conductive layer and then selectively etching it.

20 3. The method of claim 1, wherein forming the impurity implantation region is by ion-implanting at a low concentration.

4. The method of claim 1, further comprising:

25 forming LDD regions at both sides of the gate; and

forming a spacer adjacent the gate before forming the source and drain regions.

5. A pull-up transistor for use with a Vdd terminal and an I/O pad of a semiconductor device comprising:

30 a semiconductor substrate of a first conductive-type;

a source region and a drain region of a second conductive type formed in the substrate and defining between them a channel region, one of the source region and the drain region being coupled with the I/O pad, the other one of the source region and the drain region being coupled with the Vdd terminal;

an impurity implantation region of impurities of a second conductive-type formed in a first sector of the channel region, the first sector reaching at most one of the source region and the drain region;

a gate insulating layer on the substrate over at least a portion of the impurity implantation region and over at least a portion of an area adjacent the impurity implantation region; and

a gate on the gate insulating layer over at least a portion of the first sector and over at least a portion of a region adjacent to the first sector.

6. The transistor of claim 5, wherein the first sector has a narrower line width than a line width of the gate.

7. The transistor of claim 5, wherein the gate is over a first portion of the first sector and over a second portion of an area adjacent the first sector, and wherein the first portion is in a predetermined ratio with the second portion.

8. The transistor of claim 5, wherein the first sector does not reach either one of the source region and the drain region.

9. The transistor of claim 8, wherein the first sector is separated from the source region and from the drain region by equal distances.

# OPEN DRAIN INPUT/OUTPUT STRUCTURE AND MANUFACTURING METHOD THEREOF IN SEMICONDUCTOR DEVICE

## ABSTRACT

5 An improved pull-up transistor is provided for use as an open drain input/output structure. The transistor includes a source and a drain that define a channel between them. An impurity implantation region in the channel does not reach both the source and the drain. The impurity can reach only the source, only the drain, or none of them. As such, it presents a discontinuity, which serves as a p-type channel. The transistor therefore can act as an  
10 enhancement transistor used for pull-up. The invention can be implemented with a mask ROM embedded MCU, or an EPROM embedded MCU.

6442220 " 04030600

FIG.1(Prior Art)




FIG.2(Prior Art)






FIG. 5a




FIG. 5b




FIG. 5c




FIG. 6a






FIG. 6b




FIG. 6c







FIG.7c



PATENT APPLICATION  
Attorney Docket No. 5484-48

COMBINED DECLARATION AND POWER OF ATTORNEY  
FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled  
, the specification of which:

☒ is attached hereto.  
☐ was filed on \_\_\_\_\_ as Application No. \_\_\_\_\_  
☐ and was amended on \_\_\_\_\_ (if applicable)  
☐ with amendments through \_\_\_\_\_ (if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, Sec. 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Sec. 119 (a)-(d) or §365(b) of any foreign application(s) for patent or inventor's certificate, or §365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)			Claiming Priority?	
<u>98-15975</u>	<u>Korea</u>	<u>4 May 1998</u>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No

I hereby claim the benefit under Title 35, United States Code, Sec. 119(e) of any United States provisional application listed below:

Provisional Application No.

Filing Date

I hereby claim the benefit under Title 35, United States Code, Sec. 120 or §365(c) of any PCT international application designating the United States of America listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Sec. 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Sec. 1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

<u>(Application No.)</u>	<u>(Filing Date)</u>	<u>(Status) (patented, pending, abandoned)</u>
--------------------------	----------------------	--

I hereby appoint the following attorneys to prosecute the application, to file a corresponding international application, to prosecute and transact all business in the Patent and Trademark Office connected therewith:

Customer No. 20575

<u>Attorney Name</u>	<u>Registration No.</u>
Jerome S. Marger	26,480
Alexander C. Johnson, Jr.	29,396
Alan T. McCollom	28,881
Glenn C. Brown	34,555
Stephen S. Ford	35,139
Gregory T. Kavounas	37,862
Scott A. Schaffer	38,610
Joseph S. Makuch	39,286
James E. Harris	40,013
Vernon W. Francissen	41,762
Graciela G. Cowger	42,444
Ariel Rogson	43,054

Direct all telephone calls to at (503) 222-3613 and send all correspondence to:

MARGER JOHNSON & MCCOLLOM, P.C.  
1030 S.W. Morrison Street  
Portland, Oregon 97205

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of sole or first inventor: **Byung-Sup SHIM**

Inventor's signature: Byung Sup Shim

April/23/99  
(Date)

Residence: Korea

Citizenship: Korea

Post Office address: #307-803, Chugong 3 danji, Chang 1-dong, Dobong-ku,  
Seoul, Rep. of Korea

Full name of second joint inventor: **Young-Ho KIM**

Inventor's signature: Young Ho Kim

April/23/99  
(Date)

Residence: Korea

Citizenship: Korea

Post Office address: #102-508, Punglim Apt., Kugal-ri, Kiheung-eup, Yongin-city,  
Kyungki-do, Rep. of Korea